JUN 0 3 2002

JUN 0 3 2002

JUN 1 3 2002

JUN 1 3 2002

1/6.5.02

In re application of:

K. Gotoh et al.

Art Unit: Not Assigned

Application No.: 10/082,055

Examiner: Not Assigned

Filed: February 26, 2002

Atty. Dkt. No.: 100021-00074

For: TEST CIRCUIT AND SEMICONDUCTOR INTEGRATED CIRCUIT EFFECTIVELY CARRYING OUT VERIFICATION OF CONNECTION OF NODES

PRELIMINARY AMENDMENT

Commissioner for Patents Washington, D.C. 20231

Date: June 3, 2002

RECEIVEL JUH -4 2002

Sir:

Prior to initial examination of the application, please amend the above-identified application as follows:

IN THE DRAWINGS:

A Request for Approval of Drawing Corrections, with proposed changes to Figure 6 highlighted in red is attached hereto.

IN THE CLAIMS:

Please amend claims 41 and 43 as follows. A marked-up version of the claims is attached hereto.

41. (Amended) A test circuit that is incorporated in a device having an input circuit for inputting a signal, and that carries out a verification of a connection of nodes of said device, said test circuit comprising:

a test data generating circuit processing test data for carrying out a verification of a connection of input nodes of said input circuit; and

a test input buffer, connected in parallel with said input nodes, receiving test data from said input nodes and inputting the test data to said test data processing circuit.

AI